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INTRODUCTION
The guideline for mean-time-to-failure (MTTF) due to electromigration utilizes Black's Equation, shown in Eq. (1) below, where A is constant, j is current density, n is a model parameter for current density, Q is the activation energy, k is Boltzmann's constant, and T is the average bump temperature. Black's study involved aluminum strips in which the current density was constant and failure was mainly due to void nucleation at the cathode [1] .
In studying solder bumps however, the situation becomes more complicated as other factors contribute to the electromigration reliability prediction. The dynamic diffusion situation that exists in solder bumps lends itself to the consumption of the under-bump metallization layer.
Furthermore, the non-uniform current density accelerates void nucleation and propagation along the solder/chip interface resulting in failure.
In defining the variables of Black's Equation to better fit solder bump mean-time-to-failure, Brandenburg and Yeh found n=1. 8 and Q=0.8 eV [2] . Further studies done by Choi, Yeh and Tu [3] found that at current densities below 2 x 10 4 A/cm 2 , the predicted MTTF using Brandenburg and Yeh's values, was less than the actual failure time meanwhile at current densities above 2 x 10 4 A/cm 2 , the predicted MTTF was longer than the actual failure time measured. Additionally concluded in this study was that although the SnAgCu solder bump undergoes the same failure mode as the eutectic SnPb sample, the meantime-to-failure of the SnAgCu was consistently longer.
The solder composition studied in this experiment includes both eutectic SnPb and Pb-free SnAgCu. While the elements in the solder are initially homogeneously mixed after reflow, this configuration is unstable and like-phases will join together at high temperatures due to the high temperature induced phonon flux which facilitates the diffusion by providing an increased number of vacancies [4] . This "thermomigration" occurs even in the absence of current.
The diffusion mechanisms and the rate at which they proceed are dependent on the temperature. Studies have been conducted to show the diffusion rate of Sn and Pb in eutectic SnPb solder with respect to temperature [4] . At temperatures below 100°C, Sn diffuses faster than Pb whereas above 100°C Pb will diffuse faster than Sn. This is important when current is applied in order to know the accumulation of a specific element at the anode or cathode. For example, at a testing temperature above 100°C with applied current, the Pb will migrate towards the cathode and the Sn to migrate towards the anode. The Sn then reacts with the underProceedings of IPACK2005 ASME InterPACK '05 July 17-22, San Francisco, California, USA
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bump-metallization to form an intermetallic compound [5] . The SnAgCu solder bump that serves as the anode (ground bump) similarly experiences intermetallic compound growth and Cu consumption however the rate at which these take place is accelerated in the SnAgCu as compared to the eutectic SnPb solder bump [6] . The difference in the Cu consumption in eutectic SnPb versus SnAgCu can be attributed to the different solubility of Cu in the solders [7] . The formation of these intermetallic compounds and the progressing consumption of the under-bump-metallization will affect the performance and reliability of the solder connection. Studies have suggested smaller grain size would increase the resistance to electromigration by increasing the number of grain boundaries and triple points [8] .
Another important consideration when applying Black's Equation to solder joints is the uniformity of the current density. In Black's experiment, there was constant current density through the aluminum strip. In solder joints, however, the current is non-uniform through the solder. The current density at the corner is approximately one order of magnitude higher than the average current density [9] . The incoming current is concentrated at the corner of the solder bump is known as current crowding.
This intensified current accelerates the nucleation and propagation of voids at the solder bump/Si chip interface of the power bump as shown in Figure 1 and modeled in Figure 2 .
Voiding at the solder bump/Si interface occurs in both eutectic SnPb and SnAgCu but was more severe in the SnAgCu when both solders were tested at the same conditions [9] . This experiment will draw a correlation between increased voiding, bump resistances and die temperature due to electromigration. The setup of the experiment allows us to monitor the temperature of the chip to determine the amount of joule heating in a microSMD package. The data will be mapped to Black' s Equation in order to analyze its accuracy in predicting MTTF for our experimental conditions and crosssections will be discussed to evaluate all mechanisms contributing to the failure.
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EXPERIMENTAL
The CSP package used in these experiments is a 36 bump microSMD package with a 500 micron pitch and 300 microns diameter solder balls [10] . Materials used in these experiments are shown in Table 1 . The current solder bump electromigration test chip is designed using Al top metal only. The aluminum top metal serves two functions: 1) to carry the large currents required to determine solder bump reliability under extreme temperature and current conditions, and 2) to determine die surface temperature under dynamic power dissipation conditions.
The temperatures at three die surface locations are monitored by the temperature coefficient of resistance of 450 ohm serpentine Aluminum metal resistors residing on the test chip, i.e., 9512 squares of test chip metallization (see Table 4 ). These resistors are used to determine package thermal resistance characteristics and are useful in monitoring device degradation due to electromigration induced voiding which can result in thermal runaway. In these experiments, a computer controlled measurement system with high density switching matrices is employed for simultaneous oven testing of 12 PC Boards containing a total of 48 test chips, Figure 3 . For failure analysis purposes, the test chip is designed for high precision resistance measurements on each of the twenty individual solder bumps in a daisy chain layout-the perimeter solder bumps shown in Figure 4 . The interior 16 solder bumps are used to connect to the three test chip sensors and to nodes on the perimeter daisy chain. Figure  5 shows a photograph of an Electromigration PC Board populated with four test die. Access to all electrical nodes can be gained through the dual sided edge card connectors on each of the four sides of the board. Since these boards do not require many insertions, hard gold plating was not applied to the ENIG (Electroless Nickel Immersion Gold) finish on the edge card connector fingers. This allows for the fabrication of six boards on a panel, thus significantly reducing material and assembly costs.
Continuous monitoring of electromigration induced resistance changes requires two of the four edge card connectors-the 26 pin edge card connector on the left and the bottom 40 pin edge card connector. These two edge card connectors carry all of the high currents and allow for voltage sense at five positions on the twenty bump daisy chain. In regards to high current requirements, four edge card connector fingers are used in parallel to tie to the positive current source terminal and four are tied to the negative terminal. The voltage sense nodes are designed to monitor combined resistance changes by breaking the daisy chain up into four groups of five bumps from each of the four side of the die. Finally, the two unused edge card connectors can be used for post test failure analysis access to individual solder bumps or for jumper solder wiring to avoid overheating in failed die. In this paper the electromigration failure criteria is defined as a 15% total change in measured bump resistance. This includes any Al or Cu interconnect traces which connect the solder bump to the voltage sense nodes shown in Figure 4 . Since the average resistance in each solder bump/interconnect combination is about 26 milliohm, the failure criteria amounts to a resistance change of 3.9 milliohms--less than a tenth of a square of the test die, Al+0.5%Cu metallization. These minute resistance changes are made through over twenty feet of 792 ribbon cable wires which are routed out of an oven via a series of connectors which facilitate detachable hook-up to the high density switching matrix and computer controlled measurement system. The detachable connections include first the edge card connectors, then 50 pin DSUB and finally 96 pin DIN connectors.
ELECTOMIGRATION TEST DATA
For these electromigration tests, the oven temperature was set at 50ºC and currents through the twelve PC boards were set to maintain device operating temperatures at about 80 percent of the melting point of the solder, see Table 2 . Package "Junction-to-Air" Thermal Resistance Values, θ ja , were found to be highly dependant upon die position on the board, as shown in Figure 6 . From these values targeted die surface temperatures can be calculated from the equation:
Die Surface Temperature = 50ºC + dT = 50ºC + Power x θ ja = 50ºC + R I 2 θ ja = 50ºC + 20 x .026 ohms I 2 θ ja Eq. 2
Using this equation, device operating currents of 1.65 A, and 1.7 A were selected for the PbSn solder bumps and an additional 1.8 A set of tests for the SnAgCu solder. This corresponds to UBM current densities shown in Table 3 .
The electromigration test data is summarized in Figure 7 and Figure 8 . At the current densities and temperatures employed, insufficient data has been collected on the PbSn solder to do a fit to Black's Equation (Eq. 1). However, the 1.8 A SnAgCu data, could be fit to Black's Equation with an activation energy of Q = 0.98 eV. For the same temperatures and current densities, the SnAgCu solder tended to be more resistant to electromigration failure than the PbSn solder. In the regime evaluated, temperature appears to have a much larger effect than device operating current. 
ELECTROMIGRATION CROSS-SECTIONS
The direction of electron flow in Bumps 1 to 6 is shown in the Figure 9 cross-section. High local temperatures and current densities in the circled regions (odd numbered bumps) cause voiding at the outermost UBM Cu layer where the formation of CuAgSn intermetallics is accelerated. Figure 10 to Figure 15 show higher magnification photographs of SnAgCu solder bumps from a board that was taken for cross-sectioning. All cross-sections were through Bump #1 from Dies 1, 2 and 3 on this board. Visual inspection of the cracks in all 9 odd numbered bumps on the Die 1, 2 and 3 cross-sections indicated a relationship between the damage dimensions and the measured resistance changes. This relationship can be quantified by assuming crack dimension shown in Figure 16 .
The two cross-section dimensions 1) X, pad opening and 2) C, crack length, can be used to estimate the shaded crack area shown in Figure 16 using the equation:
Where L = X/2 -C and the arccos(L/R) is in radians. This equation is valid in the range from 0 < C < X/2.
These idealized estimates of the reduction in bump pad opening geometry can result in increased bump resistance because of 1) the reduced via area or 2) the added resistive path length underneath the void. The number of squares of added trace resistance underneath the crack can be estimated from the equation: 
DISCUSSION
In the test chip and PC board design, the aluminum trace and copper interconnect trace widths are maximized in order to 1) maximize current carrying capability, 2) limit I 2 R heating, and 3) to maximize sensitivity to changes in bump resistance. The red traces in Figure 17 show the wide Cu traces on the PC board. Figure 18 shows the wide current carrying Al traces on the test chip die. For example, the resistance at Bump 1 is measured from the voltage drop across node 0 in Figure 17 and node 1 in Figure 18 . The resistance at Bump 2 is measured from the voltage drop across node 1 in Figure 18 and node 2 in Figure 17 .
Conductor layers tabulated in the vertical sequence that they appear in the preceding "flip chip" cross-sections are shown in Table 4 . The PC board copper resistance is insignificant when compared to the measured average bump resistance of 26 milliohm, since over one hundred PC board Cu squares would be required to match the resistance of one test chip metal square. An overlay of what would be one square of Test Chip Metallization is shown aligned with the voltage sense Node 1 of Bump 1 in Figure 18 . It can be seen that only a fraction of the 46 milliohm per square, shaded overlay is required to connect to the circular bump pad opening. Figure 19 Added interconnect trace length (green arrow) due to void formation near the Die UBM metallization; Die 2, Bump 1. Figure 19 shows that as electromigration induced voiding occurs, increased resistive path length is generated. The sheet resistance (ohms per square) of this additional path length can be calculated as follows:
* Since the outermost Cu UBM layer can form intermetallics with Ag and Sn in the solder ball, the sheet resistance (ohms per square) of this final layer is unknown.
Thus the upper bounds on the UBM layer resistance can be estimated from the added one micron of Al UBM, i.e., < 17 milliohms per square. In reality, the sheet resistance will be lower due to the variable thickness Cu(Ag)(Sn) intermetallic layer. Initially most of the heating in the current test chips results from the I 2 R heating in the Al bump to bump interconnect traces. Subsequent additional heating occurs when voids are generated, which can led to thermal runaway when critical dimensions are exceeded. Using equations 2, 3, and 4, it can be estimated that in the current test chip, the 15% dR/R A tabular compilation of all bump crack length measurements is shown in Table 5 . The blue section (Columns 1-2) shows the die and bump numbers. The white section (Columns 3-5) shows cross-section crack, BCB (benzocyclobutene) pad opening, and Cu UBM layer thickness measurements. The yellow section (Columns 6-7) shows individual and averaged void area calculations based upon the cross-section measurements. The orange section (Columns 8) shows the estimated squares of added resistive path length created by the void. These added squares are used to calculate milliohm resistance and percentage change due to electromigration induced voiding in the solder bump (orange section, columns 9 and 10). For comparison purposes, the measured maximum change in bump resistance is shown in the Pink section (Column 11). Note that die 3, having been exposed to lower temperatures than dies 1 and 2 (Table 6) , show a lower percentage consumption of Cu in the UBM layers (Table 5 , column 5). Thus the sheet resistance (ohms per square) for the voided UBM region should be somewhat lower than for the higher temperature devices. 
CONCLUSIONS
Electromigration data has been collected on 1) 63%Sn-37%Pb and 2) 95.5%Sn-4.0%Ag-0.5%Cu solder balls. In the temperature range of 180°C to 145°C and a current density of 3669 Amps/cm 2 the SnAgCu has been fit to Black's Equation (Eq. 1). The resulting activation energy, Q, was measured to be 0.98 eV/atom. For the same temperature and current densities, the SnAgCu solder also tended to be more resistant to electromigration failure than the PbSn solder.
A simple geometric expression has been proposed for calculating pad opening void area from cross-sectional measurements of solder ball cracking near the pad opening. A simple method for estimating the number of squares of added path length created by the electromigration induced voiding is also discussed. The quality of the fit to actual electromigration resistance measurements requires that account be taken for the Al/NiV/Cu UBM layer thicknesses and for the consumption of the outermost Cu layer.
In this test chip, the 15% dR/R failure criteria was found to correspond to an average bump resistance increase of approximately 3.9 milliohms. This resistance increase is estimated to correspond to an approximately 5% reduction in bump pad opening dimensions.
